xinyun/vllm
1
0
Fork 0
mirror of https://git.datalinker.icu/vllm-project/vllm.git synced 2026-05-28 05:27:04 +08:00
Code Issues Packages Projects Releases Wiki Activity

remove redundant assingments

Browse Source 
Signed-off-by: prashanth058 <prashanth.dannamaneni@uipath.com>
This commit is contained in:
prashanth058 2025-11-26 02:11:37 +00:00
parent 81573635da
commit 181b5f85d3
1 changed files with 1 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
vllm/lora/layers/row_parallel_linear.py
View File

@ -76,11 +76,7 @@ class RowParallelLinearWithLoRA(BaseLinearLayerWithLoRA):
if self.base_layer.reduce_results and self.tp_size > 1: if self.base_layer.reduce_results and self.tp_size > 1:
output = tensor_model_parallel_all_reduce(output_parallel) output = tensor_model_parallel_all_reduce(output_parallel)
else: else:
output_ = output_parallel output = output_parallel
# Bias was already added by rank 0 in apply(), no need to add again
output_bias = self.base_layer.bias if self.base_layer.skip_bias_add else None
output = output_
output_bias = self.base_layer.bias if self.base_layer.skip_bias_add else None output_bias = self.base_layer.bias if self.base_layer.skip_bias_add else None
if not self.base_layer.return_bias: if not self.base_layer.return_bias: