xinyun/vllm
1
0
Fork 0
mirror of https://git.datalinker.icu/vllm-project/vllm.git synced 2026-06-01 00:37:11 +08:00
Code Issues Packages Projects Releases Wiki Activity

Update for merge_by_field_config and MultiModalKwargs deprecations.

Browse Source 
Signed-off-by: oscardev256 <42308241+oscardev256@users.noreply.github.com>
This commit is contained in:
oscardev256 2025-12-16 00:49:43 -05:00 committed by Yang Liu
parent c9f3d502c9
commit 2c51f83762
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
vllm/model_executor/models/isaac.py
View File

@ -57,7 +57,7 @@ from vllm.multimodal.inputs import (
MultiModalDataDict, MultiModalDataDict,
MultiModalFeatureSpec, MultiModalFeatureSpec,
MultiModalFieldConfig, MultiModalFieldConfig,
MultiModalKwargs, MultiModalKwargsItems,
) )
from vllm.multimodal.parse import ImageSize, MultiModalDataItems from vllm.multimodal.parse import ImageSize, MultiModalDataItems
from vllm.multimodal.processing import ( from vllm.multimodal.processing import (
@ -938,7 +938,7 @@ class IsaacMultiModalProcessor(BaseMultiModalProcessor):
self, self,
mm_items: MultiModalDataItems, mm_items: MultiModalDataItems,
hf_processor_mm_kwargs: Mapping[str, Any], hf_processor_mm_kwargs: Mapping[str, Any],
out_mm_kwargs: MultiModalKwargs, out_mm_kwargs: MultiModalKwargsItems,
) -> Sequence[PromptUpdate]: ) -> Sequence[PromptUpdate]:
image_processor = self.info.get_image_processor(**hf_processor_mm_kwargs) image_processor = self.info.get_image_processor(**hf_processor_mm_kwargs)
@ -1391,7 +1391,7 @@ class IsaacVisionEmbedding(nn.Module):
class IsaacForConditionalGeneration( class IsaacForConditionalGeneration(
nn.Module, SupportsMultiModal, SupportsLoRA, SupportsPP, SupportsMRoPE nn.Module, SupportsMultiModal, SupportsLoRA, SupportsPP, SupportsMRoPE
): ):
merge_by_field_config = True
packed_modules_mapping = { packed_modules_mapping = {
"qkv_proj": [ "qkv_proj": [
"q_proj", "q_proj",