xinyun/vllm
1
0
Fork 0
mirror of https://git.datalinker.icu/vllm-project/vllm.git synced 2025-12-11 12:55:01 +08:00
Code Issues Packages Projects Releases Wiki Activity

[Hardware][CPU] Disable torch.compile for RISC-V to prevent APIError (#26693)

Browse Source 
Signed-off-by: lyd1992 <liuyudong@iscas.ac.cn>
Signed-off-by: ihb2032 <1355790728@qq.com>
Signed-off-by: lyd1992 <liuyudong@iscas.ac.cn
This commit is contained in:
ihb2032 2025-10-13 22:56:01 +08:00 committed by GitHub
parent 3263799056
commit 4a61950f4d
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
vllm/v1/sample/ops/topk_topp_sampler.py
View File

@ -9,7 +9,7 @@ from packaging import version
from vllm import envs from vllm import envs
from vllm.config.model import LogprobsMode from vllm.config.model import LogprobsMode
from vllm.logger import init_logger from vllm.logger import init_logger
from vllm.platforms import current_platform from vllm.platforms import CpuArchEnum, current_platform
logger = init_logger(__name__) logger = init_logger(__name__)
@ -73,7 +73,10 @@ class TopKTopPSampler(nn.Module):
) )
self.forward = self.forward_native self.forward = self.forward_native
elif current_platform.is_cpu(): elif current_platform.is_cpu():
self.forward = self.forward_cpu if current_platform.get_cpu_architecture() == CpuArchEnum.RISCV:
self.forward = self.forward_native
else:
self.forward = self.forward_cpu
else: else:
self.forward = self.forward_native self.forward = self.forward_native