xinyun/vllm
1
0
Fork 0
mirror of https://git.datalinker.icu/vllm-project/vllm.git synced 2026-05-20 08:16:59 +08:00
Code Issues Packages Projects Releases Wiki Activity

Apply ruff formatting

Browse Source 
Signed-off-by: oscardev256 <42308241+oscardev256@users.noreply.github.com>
This commit is contained in:
oscardev256 2025-12-16 01:05:23 -05:00 committed by Yang Liu
parent 2c51f83762
commit 4cdd788dd0
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
vllm/model_executor/models/isaac.py
View File

@ -1391,7 +1391,6 @@ class IsaacVisionEmbedding(nn.Module):
class IsaacForConditionalGeneration( class IsaacForConditionalGeneration(
nn.Module, SupportsMultiModal, SupportsLoRA, SupportsPP, SupportsMRoPE nn.Module, SupportsMultiModal, SupportsLoRA, SupportsPP, SupportsMRoPE
): ):
packed_modules_mapping = { packed_modules_mapping = {
"qkv_proj": [ "qkv_proj": [
"q_proj", "q_proj",