xinyun/vllm
1
0
Fork 0
mirror of https://git.datalinker.icu/vllm-project/vllm.git synced 2026-05-20 04:37:02 +08:00
Code Issues Packages Projects Releases Wiki Activity

[ROCm][V1] Adding ROCm to the list of plaforms using V1 by default (#19440)

Browse Source 
Signed-off-by: Gregory Shtrasberg <Gregory.Shtrasberg@amd.com>
This commit is contained in:
Gregory Shtrasberg 2025-06-10 18:06:15 -04:00 committed by GitHub
parent da9b523ce1
commit 5241ca50d6
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vllm/engine/arg_utils.py
View File

@ -1442,7 +1442,7 @@ class EngineArgs:
# Non-[CUDA, TPU] may be supported on V1, but off by default for now. # Non-[CUDA, TPU] may be supported on V1, but off by default for now.
v0_hardware = not any( v0_hardware = not any(
(current_platform.is_cuda(), current_platform.is_tpu(), (current_platform.is_cuda_alike(), current_platform.is_tpu(),
(current_platform.is_cpu() (current_platform.is_cpu()
and current_platform.get_cpu_architecture() == CpuArchEnum.X86))) and current_platform.get_cpu_architecture() == CpuArchEnum.X86)))
if v0_hardware and _warn_or_fallback( # noqa: SIM103 if v0_hardware and _warn_or_fallback( # noqa: SIM103