xinyun/vllm
1
0
Fork 0
mirror of https://git.datalinker.icu/vllm-project/vllm.git synced 2025-12-14 07:05:01 +08:00
Code Issues Packages Projects Releases Wiki Activity

[TPU][V1][CI] Update regression test baseline for v6 CI (#17064)

Browse Source 
Signed-off-by: NickLucche <nlucches@redhat.com>
This commit is contained in:
Nicolò Lucchesi 2025-04-30 13:03:22 +02:00 committed by GitHub
parent d803786731
commit a7d5b016bd
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 8 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
tests/v1/tpu/test_perf.py
View File

@ -59,17 +59,16 @@ TEST_PARAMS = [
prefix_len=500, prefix_len=500,
decode_len=50, decode_len=50,
# commit id: ccb246776d93ef105904a8ec015b3587240a1183
# tpu: v5lite (old vllm CI/CD)
# expected_avg_time=1.4,
# err_tol=0.30,
# (This is the active CI/CD instance) # (This is the active CI/CD instance)
# commit id: ccb246776d93ef105904a8ec015b3587240a1183 # commit id: ccb246776d93ef105904a8ec015b3587240a1183
# tpu: v5lite (vllm CI/CD) # tpu: v6e (current vllm CI/CD)
expected_avg_time=1.4, expected_avg_time=1.7, # measured with VLLM_XLA_CACHE_PATH=
err_tol=0.30, err_tol=0.20,
# (TODO: There is no v6e in CI/CD currently)
# commit id: ccb246776d93ef105904a8ec015b3587240a1183
# tpu: v6e
# expected_avg_time=1.5,
# err_tol=0.20,
), ),
] ]