This website requires JavaScript.
Explore
Help
Sign In
xinyun
/
vllm
Watch
1
Star
0
Fork
0
You've already forked vllm
mirror of
https://git.datalinker.icu/vllm-project/vllm.git
synced
2025-12-10 08:25:01 +08:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
vllm
/
tests
/
entrypoints
/
openai
/
correctness
History
Liangliang Ma
13e4ee1dc3
[XPU][UT] increase intel xpu CI test scope (
#21492
)
...
Signed-off-by: Ma, Liangliang <liangliang.ma@intel.com>
2025-07-23 20:24:04 -07:00
..
__init__.py
[Frontend] Add
/v1/audio/transcriptions
OpenAI API endpoint (
#12909
)
2025-02-13 07:23:45 -08:00
test_lmeval.py
[XPU][UT] increase intel xpu CI test scope (
#21492
)
2025-07-23 20:24:04 -07:00
test_mteb_embed.py
[CI] Add mteb testing for rerank models (
#19344
)
2025-06-16 01:36:43 -07:00
test_mteb_score.py
[Model][2/N] Automatic conversion of CrossEncoding model (
#19978
)
2025-07-03 13:59:23 +00:00
test_transcription_api_correctness.py
[Misc] Add SPDX-FileCopyrightText (
#19100
)
2025-06-03 11:20:17 -07:00