This website requires JavaScript.
Explore
Help
Sign In
xinyun
/
vllm
Watch
1
Star
0
Fork
0
You've already forked vllm
mirror of
https://git.datalinker.icu/vllm-project/vllm.git
synced
2025-12-09 06:25:01 +08:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
vllm
/
.buildkite
History
Li, Jiang
e4248849ec
[BugFix][CPU] Fix CPU CI by ignore collecting test_pixtral (
#19411
)
...
Signed-off-by: jiang.li <jiang1.li@intel.com>
2025-06-10 12:02:40 +00:00
..
lm-eval-harness
[Misc] Add SPDX-FileCopyrightText (
#19100
)
2025-06-03 11:20:17 -07:00
nightly-benchmarks
[Misc] Add SPDX-FileCopyrightText (
#19100
)
2025-06-03 11:20:17 -07:00
scripts
[BugFix][CPU] Fix CPU CI by ignore collecting test_pixtral (
#19411
)
2025-06-10 12:02:40 +00:00
check-wheel-size.py
[Misc] Add SPDX-FileCopyrightText (
#19100
)
2025-06-03 11:20:17 -07:00
generate_index.py
[Misc] Add SPDX-FileCopyrightText (
#19100
)
2025-06-03 11:20:17 -07:00
pyproject.toml
[Doc] Move examples and further reorganize user guide (
#18666
)
2025-05-26 07:38:04 -07:00
release-pipeline.yaml
[Build] Annotate wheel and container path for release workflow (
#19162
)
2025-06-04 23:24:56 -07:00
test-pipeline.yaml
Fix AOPerModuleConfig name changes (
#18869
)
2025-06-05 18:51:32 -07:00
