xinyun/vllm
1
0
Fork 0
mirror of https://git.datalinker.icu/vllm-project/vllm.git synced 2025-12-28 17:25:16 +08:00
Code Issues Packages Projects Releases Wiki Activity
vllm/tests/models/decoder_only
History
Li, Jiang a2ae496589
[CPU] Support FP8 KV cache (#14741) 
Signed-off-by: jiang1.li <jiang1.li@intel.com>
2025-03-14 22:07:36 -07:00
..
audio_language
[Model] Extend Ultravox to accept audio longer than 30s (#13631)
2025-03-12 10:27:10 +08:00
language
[CPU] Support FP8 KV cache (#14741)
2025-03-14 22:07:36 -07:00
vision_language
[V1] V1 Enablement Oracle (#13726)
2025-03-14 22:02:20 -07:00
__init__.py
[CI/Build] Reorganize models tests (#7820)
2024-09-13 10:20:06 -07:00