This website requires JavaScript.
Explore
Help
Sign In
xinyun
/
vllm
Watch
1
Star
0
Fork
0
You've already forked vllm
mirror of
https://git.datalinker.icu/vllm-project/vllm.git
synced
2026-01-14 04:04:28 +08:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
vllm
/
tests
/
spec_decode
/
e2e
History
sroy745
14f91fe67c
[Spec Decode] Disable Log Prob serialization to CPU for spec decoding for both draft and target models. (
#6485
)
2024-07-20 23:58:58 -07:00
..
__init__.py
…
conftest.py
…
test_compatibility.py
…
test_integration_dist_tp2.py
…
test_integration_dist_tp4.py
…
test_integration.py
…
test_logprobs.py
…
test_medusa_correctness.py
…
test_mlp_correctness.py
…
test_multistep_correctness.py
…
test_ngram_correctness.py
…
test_seed.py
…