This website requires JavaScript.
Explore
Help
Sign In
xinyun
/
vllm
Watch
1
Star
0
Fork
0
You've already forked vllm
mirror of
https://git.datalinker.icu/vllm-project/vllm.git
synced
2026-03-27 04:35:47 +08:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
vllm
/
csrc
History
Chip Kerchner
38a1674abb
Support CPU inference with VSX PowerPC ISA (
#5652
)
2024-06-26 21:53:04 +00:00
..
attention
…
cpu
Support CPU inference with VSX PowerPC ISA (
#5652
)
2024-06-26 21:53:04 +00:00
moe
…
punica
[Kernel] Add punica dimension for Qwen2 LoRA (
#5441
)
2024-06-20 17:55:41 -07:00
quantization
[Kernel] Adding bias epilogue support for
cutlass_scaled_mm
(
#5560
)
2024-06-26 15:16:00 +00:00
activation_kernels.cu
[Model] Port over CLIPVisionModel for VLMs (
#5591
)
2024-06-20 11:52:09 +00:00
cache_kernels.cu
…
cache.h
…
cuda_compat.h
…
cuda_utils_kernels.cu
…
cuda_utils.h
…
custom_all_reduce_test.cu
…
custom_all_reduce.cu
…
custom_all_reduce.cuh
…
dispatch_utils.h
…
layernorm_kernels.cu
…
moe_align_block_size_kernels.cu
…
ops.h
Support CPU inference with VSX PowerPC ISA (
#5652
)
2024-06-26 21:53:04 +00:00
pos_encoding_kernels.cu
…
reduction_utils.cuh
…
registration.h
…
torch_bindings.cpp
[Kernel] Adding bias epilogue support for
cutlass_scaled_mm
(
#5560
)
2024-06-26 15:16:00 +00:00
