This website requires JavaScript.
Explore
Help
Sign In
xinyun
/
vllm
Watch
1
Star
0
Fork
0
You've already forked vllm
mirror of
https://git.datalinker.icu/vllm-project/vllm.git
synced
2026-01-19 23:44:30 +08:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
vllm
/
vllm
/
platforms
History
Yan Ma
f1c2c20136
[XPU] decrease IGC_ForceOCLSIMDWidth for speculative decoding triton-xpu kernel compilation (
#30538
)
...
Signed-off-by: Yan Ma <yan.ma@intel.com>
2025-12-23 05:22:15 +00:00
..
__init__.py
[TPU] Rename path to tpu platform (
#28452
)
2025-11-11 19:16:47 +00:00
cpu.py
[Platform] Refactor Platform attention backend selection to avoid breakpoint for OOT platform (
#30212
)
2025-12-15 17:36:07 +00:00
cuda.py
[Platform] Refactor Platform attention backend selection to avoid breakpoint for OOT platform (
#30212
)
2025-12-15 17:36:07 +00:00
interface.py
[Platform] Refactor Platform attention backend selection to avoid breakpoint for OOT platform (
#30212
)
2025-12-15 17:36:07 +00:00
rocm.py
[Bugfix][ROCm] Fix typo: is_linear_fp8_enaled -> is_linear_fp8_enabled (
#31109
)
2025-12-21 21:14:58 -08:00
tpu.py
[Platform] Refactor Platform attention backend selection to avoid breakpoint for OOT platform (
#30212
)
2025-12-15 17:36:07 +00:00
xpu.py
[XPU] decrease IGC_ForceOCLSIMDWidth for speculative decoding triton-xpu kernel compilation (
#30538
)
2025-12-23 05:22:15 +00:00
