Logo
Explore Help
Sign In
xinyun/vllm
1
0
Fork 0
You've already forked vllm
mirror of https://git.datalinker.icu/vllm-project/vllm.git synced 2025-12-22 01:05:59 +08:00
Code Issues Packages Projects Releases Wiki Activity
vllm/tests/compile/piecewise
History
Boyuan Feng f57438338d
[BugFix] Patch inductor memory plan logic (#26878)
Signed-off-by: Boyuan Feng <boyuan@meta.com>
Signed-off-by: Harry Mellor <19981378+hmellor@users.noreply.github.com>
Co-authored-by: Harry Mellor <19981378+hmellor@users.noreply.github.com>
2025-10-15 12:51:45 +00:00
..
__init__.py
[torch.compile] rework compile control with piecewise cudagraph (#9715)
2024-10-29 23:03:49 -07:00
test_full_cudagraph.py
[torch.compile] Fix tests for torch==2.9 inductor partition (#26116)
2025-10-14 19:55:02 -04:00
test_multiple_graphs.py
[BugFix] Patch inductor memory plan logic (#26878)
2025-10-15 12:51:45 +00:00
test_simple.py
[Frontend][torch.compile] CompilationConfig Overhaul (#20283): name change compilation level to compilation mode, deprecation compilation level (#26355)
2025-10-15 02:51:16 +00:00
test_toy_llama.py
[Frontend][torch.compile] CompilationConfig Overhaul (#20283): name change compilation level to compilation mode, deprecation compilation level (#26355)
2025-10-15 02:51:16 +00:00
Powered by Gitea Version: 1.23.1 Page: 1097ms Template: 4ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API