This website requires JavaScript.
Explore
Help
Sign In
xinyun
/
vllm
Watch
1
Star
0
Fork
0
You've already forked vllm
mirror of
https://git.datalinker.icu/vllm-project/vllm.git
synced
2025-12-21 03:15:29 +08:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
vllm
/
tests
/
models
/
multimodal
History
Andreas Karatzas
506ed87e87
[ROCm][CI][Bugfix] Disable Flash/MemEfficient SDP on ROCm to avoid HF Transformers accuracy issues (
#29909
)
...
Signed-off-by: Andreas Karatzas <akaratza@amd.com>
2025-12-03 10:36:49 +08:00
..
generation
[ROCm][CI][Bugfix] Disable Flash/MemEfficient SDP on ROCm to avoid HF Transformers accuracy issues (
#29909
)
2025-12-03 10:36:49 +08:00
pooling
[multimodal][test] Reduce memory utilization for test_siglip to avoid OOM (
#29504
)
2025-12-01 20:41:48 +08:00
processing
[Chore] Use
tokenizer.encode
and
tokenizer.decode
directly (
#29851
)
2025-12-02 12:30:40 +00:00
__init__.py
…
test_mapping.py
Default model load/config/tokenizer to
mistral
format if relevant files exist (
#28659
)
2025-11-21 13:58:59 -08:00