This website requires JavaScript.
Explore
Help
Sign In
xinyun
/
vllm
Watch
1
Star
0
Fork
0
You've already forked vllm
mirror of
https://git.datalinker.icu/vllm-project/vllm.git
synced
2026-04-01 17:57:06 +08:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
vllm
/
vllm
/
distributed
History
Nicolò Lucchesi
bc3700e0cd
[NIXL] Support P tensor-parallel-size > D tensor-parallel-size (
#27274
)
...
Signed-off-by: NickLucche <nlucches@redhat.com>
2025-12-18 11:53:30 +08:00
..
device_communicators
[Perf] Do FP4 quant before All gather on flashinfer trtllmgen MOE (
#30014
)
2025-12-16 13:01:48 -08:00
ec_transfer
[Core][MM] Optimize encoder cache manager by operating with embeddings only (
#30475
)
2025-12-16 14:18:17 -08:00
eplb
[ROCm][CI] Add "Qwen3-Next-80B-A3B-Instruct MTP Async EPLB Accuracy Test" Back Into AMD CI (
#30590
)
2025-12-14 06:56:26 +00:00
kv_transfer
[NIXL] Support P tensor-parallel-size > D tensor-parallel-size (
#27274
)
2025-12-18 11:53:30 +08:00
__init__.py
…
communication_op.py
…
kv_events.py
[KVConnector] Add KV events to KV Connectors (
#28309
)
2025-12-11 15:30:29 +01:00
parallel_state.py
[Perf] Do FP4 quant before All gather on flashinfer trtllmgen MOE (
#30014
)
2025-12-16 13:01:48 -08:00
tpu_distributed_utils.py
…
utils.py
[UX] Suppress gloo log spam (
#29250
)
2025-11-25 17:19:35 -08:00
