xinyun/vllm
1
0
Fork 0
mirror of https://git.datalinker.icu/vllm-project/vllm.git synced 2026-01-07 05:49:38 +08:00
Code Issues Packages Projects Releases Wiki Activity
11,957 Commits 155 Branches 89 Tags
Commit Graph

4 Commits

Author SHA1 Message Date
Zhengxu Chen
ad9d656bfa
[multimodal][test] Reduce memory utilization for test_siglip to avoid OOM (#29504) 
Signed-off-by: zhxchen17 <zhxchen17@fb.com>
Co-authored-by: Cyrus Leung <tlleungac@connect.ust.hk>
 2025-12-01 20:41:48 +08:00
Cyrus Leung
64bc09ba27
[Core] Enable inputs_embeds_size separate from hidden_size (#29741) 
Signed-off-by: DarkLight1337 <tlleungac@connect.ust.hk>
 2025-11-30 17:31:12 +08:00
Yu Jiaqi
4f882be4a0
[Model] Siglip2 Model Support (#27566) 
Signed-off-by: piood <2477084691@qq.com>
 2025-10-27 06:57:37 -07:00
Yu Jiaqi
0552cfb195
[Model] Siglip Embedding Support (#27324) 
Signed-off-by: piood <2477084691@qq.com>
 2025-10-23 20:19:48 +00:00